Experiments and Results
In this work, (100) p-type silicon wafers (1-5 Ω-cm) were used as the starting material. Following the standard cleaning procedures and HF dip, the source and drain areas were defined by wet etching and doped by P diffusion. The CeO 2 thin film was then deposited by RF magnetron sputtering in Ar at room temperature. The PDA was performed at 500 °C in N 2 for 60 s. The Al electrodes were deposited using reactive DC magnetron sputtering and patterned by a wet etching process using H 3 PO 4 . The PMA was performed at 400 °C in N 2 for 3 min. The I-V and C-V characteristics were measured by Keithley 4200, HP 4284A, Aglient 81101A and Agilent 4156C. Fig. 1 shows the quasi-static (QS) and high frequency (1M Hz) C-V curves. The determined dielectric constant (κ) and EOT were about 23 and 1.9 nm, respectively. The flat band voltage shift (ΔV FB ) of the two high frequency sweeps was about 14 mV, which indicates that the CeO 2 gated dielectric have acceptable hysteresis phenomenon. The D it can be extracted in the depletion region where the C-V curves are deviated. High-low frequency C-V method is a good way to extract the D it values because the lateral non-uniformity effect [5] can be eliminated. Therefore, the energy distribution of interface traps density was determined by using Eqs. (1) and (2) in Table I , as shown in Fig. 2 . The mean D it was evaluated about 8.5×10
10 cm -2 -eV -1 from Fig. 2 . Fig. 3 shows the I DS -V GS characteristics. The subthreshold swing (SS) was about 66.7 mV/decade. Hence, low D it at the CeO 2 /Si interface [4] was obtained. The I on /I off ratio was about 10 5 . It implies that the CeO 2 gated MOSFETs have a good current switch. In addition, the I DS -V DS characteristics of the CeO 2 gated MOSFETs showed the good driving current capability, as plotted in the inset of Fig. 3 . Fig. 4 (a) shows the rise/fall time dependence of the charge pumping current (I cp ) for the CeO 2 -gated nMOSFETs. The N it was determined about 3.4×10 10 cm -2 at 1M Hz and t r = t f = 10 ns using Eq (3) in Table I . Fig. 4 (b) (4) and (5) in Table I . The results of N it and D it are close to those of SiO 2 -gated MOSFETs [6] . This may be attributed to the very low lattice mismatch at the CeO 2 /Si interface. In addition, the determined capture cross section at the CeO 2 /Si interface is 1-2 orders of magnitude larger than that at the SiO 2 /Si interface [6] . The D it values extracted from charge pumping technique and high-low frequency C-V method were matched well in this work. . These results indicated that the interface states below the midgap are more effective to capture the holes than those above the midgap to capture the electrons because σ p is lager than σ n . Fig. 6 shows the energy distribution of the D it in the Si bandgap extracting from the Figs. 5 (a) and (b) using Eqs. (6) and (7) in Table I . The D it in the lower half of bandgap is much higher than that in the upper half of bandgap. It is evident that the interface states below the midgap are more effective to capture the holes than those above the midgap to capture the electrons because σ p is lager than σ n . 
Conclusions
In this work, MOS capacitors and MOSFETs with CeO 2 gate dielectric were fabricated and investigated. The N it , D it , σ s and energy distribution of interface traps were characterized using the high-low frequency C-V method and charge pumping technique. Experimental results showed that σ s , σ n , and σ p at the CeO 2 
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